<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="/sitemap_generator/default/sitemap.xsl"?>
<!--Generated by the Simple XML Sitemap Drupal module: https://drupal.org/project/simple_sitemap.-->
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:image="http://www.google.com/schemas/sitemap-image/1.1">
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/</loc>
  <lastmod>2025-05-23T15:03:16+00:00</lastmod>
  <changefreq>daily</changefreq>
  <priority>1.0</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/deep-learning-computer-architects</loc>
  <lastmod>2022-04-23T21:53:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/implementing-application-specific-cache-coherence-protocols-configurable</loc>
  <lastmod>2022-05-06T14:57:15+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/energy-efficient-design-high-speed-links</loc>
  <lastmod>2022-05-06T13:16:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/scalable-bayesian-inference-accelerator-unsupervised-learning</loc>
  <lastmod>2022-04-29T13:55:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/algorithm-hardware-co-design-adaptive-floating-point-encodings-resilient-deep</loc>
  <lastmod>2022-04-20T13:16:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/deeprecsys-system-optimizing-end-end-scale-neural-recommendation-inference</loc>
  <lastmod>2022-05-11T18:42:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/recnmp-accelerating-personalized-recommendation-near-memory-processing</loc>
  <lastmod>2022-04-20T14:14:13+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/3mm2-programmable-bayesian-inference-accelerator-unsupervised-machine</loc>
  <lastmod>2022-04-29T13:58:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/systematic-methodology-analysis-deep-learning-hardware-and-software-platforms</loc>
  <lastmod>2022-04-20T14:23:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/architectural-implications-facebooks-dnn-based-personalized-recommendation</loc>
  <lastmod>2022-04-20T13:18:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/maxnvm-maximizing-dnn-storage-density-and-inference-efficiency-sparse-encoding</loc>
  <lastmod>2022-04-21T19:10:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/masr-modular-accelerator-sparse-rnns</loc>
  <lastmod>2022-04-21T19:07:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/application-approximate-matrix-multiplication-neural-networks-and-distributed</loc>
  <lastmod>2022-04-21T18:24:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/ares-framework-quantifying-resilience-deep-neural-networks</loc>
  <lastmod>2022-04-22T15:30:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/chip-deep-neural-network-storage-multi-level-envm</loc>
  <lastmod>2022-04-22T16:38:42+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/weightless-lossy-weight-encoding-deep-neural-network-compression</loc>
  <lastmod>2022-05-06T15:15:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/applications-deep-neural-networks-ultra-low-power-iot</loc>
  <lastmod>2022-04-29T14:14:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/sub-uj-deep-neural-networks-embedded-applications</loc>
  <lastmod>2022-04-29T14:27:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/dnn-engine-16nm-sub-uj-deep-neural-network-inference-accelerator-embedded</loc>
  <lastmod>2022-04-23T21:59:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/case-efficient-accelerator-design-space-exploration-bayesian-optimization</loc>
  <lastmod>2022-04-23T21:49:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/mallacc-accelerating-memory-allocation</loc>
  <lastmod>2022-04-23T22:06:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/28nm-soc-12ghz-568njprediction-sparse-deep-neural-network-engine-01-timing</loc>
  <lastmod>2022-04-23T21:41:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/co-designing-accelerators-and-soc-interfaces-using-gem5-aladdin</loc>
  <lastmod>2022-04-24T12:02:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fathom-reference-workloads-modern-deep-learning-methods</loc>
  <lastmod>2022-04-24T12:05:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/minerva-enabling-low-power-highly-accurate-deep-neural-network-accelerators</loc>
  <lastmod>2022-04-24T12:11:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-electronics-unit-drive-piezoelectric-actuators-flying-microrobots</loc>
  <lastmod>2022-04-25T14:39:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/multi-chip-system-optimized-insect-scale-flapping-wing-robots</loc>
  <lastmod>2022-04-29T14:51:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/16-core-voltage-stacked-system-integrated-switched-capacitor-dc-dc-converter</loc>
  <lastmod>2022-04-29T14:53:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/06v-all-digital-body-coupled-wakeup-transceiver-iot-applications</loc>
  <lastmod>2022-04-29T14:50:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/profiling-warehouse-scale-computer</loc>
  <lastmod>2022-04-25T14:41:15+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/quantifying-sources-error-mcpat-and-potential-impacts-architectural-studies</loc>
  <lastmod>2022-04-25T14:42:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/helix-relaxing-program-semantics-unleash-parallelization</loc>
  <lastmod>2022-04-24T15:48:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/toward-cache-friendly-hardware-accelerators</loc>
  <lastmod>2022-04-25T14:44:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/machsuite-benchmark</loc>
  <lastmod>2022-04-24T15:53:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/how-hardware-accelerators-trade-pipelining-and-parallelism-maximize-efficiency</loc>
  <lastmod>2020-11-02T19:04:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/tradeoffs-between-power-management-and-tail-latency-warehouse-scale</loc>
  <lastmod>2022-04-25T15:08:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/multi-accelerator-system-development-shrinkfit-acceleration-framework</loc>
  <lastmod>2022-04-25T15:04:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/machsuite-benchmarks-accelerator-design-and-customized-architectures</loc>
  <lastmod>2022-04-25T15:00:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/aladdin-pre-rtl-power-performance-accelerator-simulator-enabling-large-design</loc>
  <lastmod>2022-04-25T14:51:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/helix-rc-architecture-compiler-co-design-automatic-parallelization-irregular</loc>
  <lastmod>2022-04-25T14:58:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/breaking-cyclic-multithreading-parallelization-xml-parsing</loc>
  <lastmod>2022-04-25T14:53:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/evaluating-adaptive-clocking-supply-noise-resilience-battery-powered-aerial</loc>
  <lastmod>2022-04-25T14:57:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/20uw-10mhz-relaxation-oscillator-adaptive-bias-and-fast-self-calibration-40nm</loc>
  <lastmod>2022-04-26T17:30:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-and-analysis-integrated-driver-piezoelectric-actuators</loc>
  <lastmod>2022-04-26T17:38:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/energy-characterization-and-instruction-level-energy-model-intels-xeon-phi</loc>
  <lastmod>2022-04-26T17:40:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/quantifying-acceleration-powerperformance-trade-offs-application-kernels</loc>
  <lastmod>2022-04-26T17:56:35+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fully-integrated-battery-connected-switched-capacitor-41-voltage-regulator-70</loc>
  <lastmod>2022-04-26T17:44:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/supply-noise-resilient-adaptive-clocking-battery-powered-aerial-microrobotic</loc>
  <lastmod>2022-04-26T17:57:41+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/isa-independent-workload-characterization-and-its-implications-specialized</loc>
  <lastmod>2022-04-26T17:45:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/characterizing-and-evaluating-voltage-noise-multi-core-near-threshold</loc>
  <lastmod>2022-04-26T17:37:35+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/evaluation-voltage-stacking-near-threshold-multicore-computing</loc>
  <lastmod>2022-04-27T12:36:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/helix-automatic-parallelization-irregular-programs-chip-multiprocessing</loc>
  <lastmod>2022-04-27T12:44:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/xiosim-power-performance-modeling-mobile-x86-cores</loc>
  <lastmod>2022-04-27T12:55:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/helix-project-overview-and-directions</loc>
  <lastmod>2022-04-27T12:48:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/analytical-latency-throughput-model-future-power-constrained-multicore</loc>
  <lastmod>2022-04-27T12:32:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fully-integrated-3-level-dcdc-converter-nanosecond-scale-dvs-fast-shunt</loc>
  <lastmod>2022-04-27T17:09:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/achieving-uniform-performance-and-maximizing-throughput-presence-heterogeneity</loc>
  <lastmod>2022-04-27T16:53:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/alarms-project-hardwaresoftware-approach-addressing-parameter-variations</loc>
  <lastmod>2022-04-27T16:56:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/hardware-loop-optical-flow-sensing-robotic-bee</loc>
  <lastmod>2022-04-27T17:11:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/dimetrodon-processor-level-preventive-thermal-management-idle-cycle-injection</loc>
  <lastmod>2022-04-27T17:08:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/implementing-hybrid-sramedram-nuca-architecture</loc>
  <lastmod>2022-04-27T17:13:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/voltage-smoothing-characterizing-and-mitigating-voltage-noise-production</loc>
  <lastmod>2022-04-28T13:08:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/thread-motion-fine-grained-power-management-multi-core-systems</loc>
  <lastmod>2022-04-28T14:18:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/software-assisted-hardware-reliability-abstracting-circuit-level-challenges</loc>
  <lastmod>2022-04-28T14:15:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/voltage-emergency-prediction-using-signatures-reduce-operating-margins</loc>
  <lastmod>2022-04-28T14:21:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/empirical-performance-models-3t1d-memories</loc>
  <lastmod>2022-04-28T13:28:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/tribeca-design-pvt-variations-local-recovery-and-fine-grained-adaptation</loc>
  <lastmod>2022-04-28T14:20:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-bloom-filter-hardware-accelerator-ultra-low-power-systems</loc>
  <lastmod>2022-04-28T13:21:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/efficient-architectures-through-application-clustering-and-heterogeneity</loc>
  <lastmod>2022-04-28T13:26:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/event-guided-approach-reducing-voltage-noise-processors</loc>
  <lastmod>2022-04-28T14:02:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/place-and-route-considerations-voltage-interpolated-designs</loc>
  <lastmod>2022-04-28T14:14:13+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-and-test-strategies-microarchitectural-post-fabrication-tuning</loc>
  <lastmod>2022-04-28T13:20:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/system-level-analysis-fast-core-dvfs-using-chip-switching-regulators</loc>
  <lastmod>2022-04-29T13:26:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/revival-variation-tolerant-architecture-using-voltage-interpolation-and-0</loc>
  <lastmod>2022-04-29T13:17:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/decor-delayed-commit-and-rollback-mechanism-handling-inductive-noise</loc>
  <lastmod>2022-04-29T12:06:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/efficiency-trends-and-limits-comprehensive-microarchitectural-adaptivity</loc>
  <lastmod>2022-04-29T12:37:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/process-variation-tolerant-floating-point-unit-voltage-interpolation-and</loc>
  <lastmod>2022-04-29T12:51:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cpr-composable-performance-regression-scalable-multiprocessor-models</loc>
  <lastmod>2022-04-29T12:05:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/roughness-microarchitectural-design-topologies-and-its-implications</loc>
  <lastmod>2022-04-29T13:20:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/evaluation-voltage-interpolation-address-process-variations</loc>
  <lastmod>2022-04-29T12:40:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/instruction-driven-clock-scheduling-glitch-mitigation</loc>
  <lastmod>2022-04-29T12:44:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/system-design-considerations-sensor-network-applications</loc>
  <lastmod>2022-04-29T13:24:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/parallel-dynamic-compiler-cil-bytecode</loc>
  <lastmod>2022-04-29T12:46:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/methods-inference-and-learning-performance-modeling-parallel-applications</loc>
  <lastmod>2022-05-02T17:54:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/illustrative-design-space-studies-microarchitectural-regression-models</loc>
  <lastmod>2022-05-02T17:50:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/understanding-voltage-variations-chip-multiprocessors-using-distributed-power</loc>
  <lastmod>2022-05-02T18:42:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/process-variation-tolerant-3t1d-based-cache-architectures</loc>
  <lastmod>2022-05-02T18:03:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/towards-software-approach-mitigate-voltage-emergencies</loc>
  <lastmod>2022-05-02T18:30:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/architectural-power-models-sram-and-cam-structures-based-hybrid</loc>
  <lastmod>2022-05-02T17:38:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/accurate-and-efficient-regression-modeling-microarchitectural-performance-and</loc>
  <lastmod>2022-05-03T18:08:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cmp-design-space-exploration-subject-physical-constraints</loc>
  <lastmod>2022-05-03T18:20:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/mitigating-impact-process-variations-processor-register-files-and-execution</loc>
  <lastmod>2022-05-03T19:07:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/microarchitecture-parameter-selection-optimize-system-performance-under</loc>
  <lastmod>2022-05-03T19:03:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/architecture-and-circuit-techniques-low-throughput-energy-constrained-systems</loc>
  <lastmod>2022-05-03T18:15:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/efficient-architectures-through-application-clustering-and-architectural</loc>
  <lastmod>2022-05-03T18:47:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/performance-energy-and-thermal-considerations-smt-and-cmp-architectures</loc>
  <lastmod>2022-05-03T20:21:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/ultra-low-power-system-architecture-sensor-network-applications</loc>
  <lastmod>2022-05-03T20:27:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/dynamic-compilation-framework-controlling-microprocessor-energy-and</loc>
  <lastmod>2022-05-03T19:57:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-and-thermal-effects-sram-vs-latch-mux-design-styles-and-clock-gating</loc>
  <lastmod>2022-05-03T20:24:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/understanding-energy-efficiency-simultaneous-multithreading</loc>
  <lastmod>2022-05-04T13:00:41+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/eliminating-voltage-emergencies-microarchitectural-voltage-control-feedback</loc>
  <lastmod>2022-05-03T20:46:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/tinybench-case-standardized-benchmark-suite-tinyos-based-wireless-sensor</loc>
  <lastmod>2022-05-04T12:59:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/evaluating-techniques-exploiting-instruction-slack</loc>
  <lastmod>2022-05-04T12:43:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/control-techniques-eliminate-voltage-emergencies-high-performance-processors</loc>
  <lastmod>2022-05-04T13:08:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/optimizing-pipelines-power-and-performance</loc>
  <lastmod>2022-05-06T13:18:13+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-efficient-issue-queue-design</loc>
  <lastmod>2022-05-06T13:20:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/dynamic-thermal-management-high-performance-microprocessors</loc>
  <lastmod>2022-05-06T14:38:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/circuit-level-implementation-adaptive-issue-queue-power-aware-microprocessors</loc>
  <lastmod>2022-05-06T13:32:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/adaptive-thermal-management-high-performance-microprocessors</loc>
  <lastmod>2020-11-03T15:49:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/dynamically-exploiting-narrow-width-operands-improve-processor-power-and</loc>
  <lastmod>2022-05-06T14:52:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/voltage-emergency-prediction</loc>
  <lastmod>2022-04-28T13:10:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/portable-low-power-wireless-two-lead-ekg-system</loc>
  <lastmod>2022-05-04T12:55:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/adaptive-bandwidth-dlls-and-plls-using-regulated-supply-cmos-buffers</loc>
  <lastmod>2020-11-04T15:07:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/low-power-switching-power-supply-self-clocked-systems</loc>
  <lastmod>2022-05-06T15:04:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/low-jitter-16-ghz-multiplying-dll-utilizing-scrambling-time-digital-converter</loc>
  <lastmod>2022-05-02T17:52:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/review-actuation-and-power-electronics-options-flapping-wing-robotic-insects</loc>
  <lastmod>2022-04-29T13:15:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/milligram-scale-high-voltage-power-electronics-piezoelectric-microrobots</loc>
  <lastmod>2022-04-28T14:05:41+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/exploring-design-space-power-aware-opto-electronic-networked-systems</loc>
  <lastmod>2022-05-03T20:16:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/75-gss-38-enob-52-mw-flash-adc-clock-duty-cycle-control-65nm-cmos</loc>
  <lastmod>2022-04-28T13:13:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/500mhz-mpdll-clock-generator-5gbs-backplane-transceiver-025spl-mum-cmos</loc>
  <lastmod>2022-05-04T13:03:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/16-gbps-digital-clock-and-data-recovery-circuit</loc>
  <lastmod>2022-05-03T18:05:15+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/digitally-enhanced-phase-locking-circuits</loc>
  <lastmod>2022-05-02T17:44:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/energetics-flapping-wing-robotic-insects-towards-autonomous-hovering-flight</loc>
  <lastmod>2022-04-28T12:59:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/software-assisted-hardware-reliability-abstracting-circuit-level-challenges-0</loc>
  <lastmod>2022-04-28T14:17:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/phase-mismatch-detection-and-compensation-plldll-based-multi-phase-clock</loc>
  <lastmod>2022-05-03T19:18:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/wide-tracking-range-02-4gbps-clock-and-data-recovery-circuit</loc>
  <lastmod>2022-05-03T19:46:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/mixed-plldll-architecture-low-jitter-clock-generation</loc>
  <lastmod>2022-05-04T12:52:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/jitter-high-speed-serial-and-parallel-links</loc>
  <lastmod>2022-05-04T12:50:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-and-fabrication-ultralight-high-voltage-power-circuits-flapping-wing</loc>
  <lastmod>2022-04-27T17:01:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-space-exploration-backplane-receivers-high-speed-adcs-and-digital</loc>
  <lastmod>2022-04-28T13:23:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/8times-5-gbs-source-synchronous-receiver-clock-generator-phase-error</loc>
  <lastmod>2022-04-29T12:00:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/comprehensive-phase-transfer-model-delay-locked-loops</loc>
  <lastmod>2022-05-02T17:42:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/adaptive-bandwidth-mixing-plldll-based-multi-phase-clock-generator-optimal</loc>
  <lastmod>2022-05-03T18:11:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-low-power-short-distance-opto-electronic-transceiver-front-ends</loc>
  <lastmod>2022-04-29T12:35:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/pipelined-parallel-architecture-high-throughput-map-detectors</loc>
  <lastmod>2022-05-04T12:53:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/125-gbps-7-bit-transmit-dac-4-tap-lut-based-equalization-013-%CE%BCm-cmos</loc>
  <lastmod>2022-04-29T11:58:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/low-power-control-ic-efficient-high-voltage-piezoelectric-driving-flying</loc>
  <lastmod>2022-04-27T17:15:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/process-variation-tolerant-register-files-based-dynamic-memories-0</loc>
  <lastmod>2022-05-02T18:06:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/bit-node-centric-architecture-low-density-parity-check-decoders</loc>
  <lastmod>2022-05-02T17:40:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/serial-sum-product-architecture-low-density-parity-check-codes</loc>
  <lastmod>2022-05-02T18:14:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/system-chip-architecture-design-intelligent-sensor-networks</loc>
  <lastmod>2022-05-03T19:43:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/area-efficient-phase-calibration-16-ghz-multiphase-dll</loc>
  <lastmod>2022-04-27T16:57:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/pulsenet-parallel-flash-sampler-and-digital-processor-ic-optical-seti</loc>
  <lastmod>2022-05-03T19:21:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-considerations-adc-based-backplane-receivers</loc>
  <lastmod>2022-04-27T17:04:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/tradeoffs-between-power-management-and-tail-latency-warehouse-scale-0</loc>
  <lastmod>2022-04-25T15:07:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/multi-accelerator-system-development-shrinkfit-acceleration-framework-0</loc>
  <lastmod>2022-04-25T15:01:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/unified-cache-case-low-latency-communication</loc>
  <lastmod>2022-04-25T14:46:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/designing-neural-network-hardware-accelerators-decoupled-objective-evaluations</loc>
  <lastmod>2022-04-24T12:04:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/215-3-5v-input-100v-pp-output-577-mw-042-thd-n-highly-integrated-piezoelectric</loc>
  <lastmod>2022-04-29T14:40:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/143-28nm-soc-12-ghz-568njprediction-sparse-deep-neural-network-engine-01</loc>
  <lastmod>2022-04-23T21:29:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/ivory-early-stage-design-space-exploration-tool-integrated-voltage-regulators</loc>
  <lastmod>2022-04-23T22:04:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/using-dynamic-dependence-analysis-improve-quality-high-level-synthesis-designs</loc>
  <lastmod>2022-04-29T14:34:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/very-low-voltage-vlv-design</loc>
  <lastmod>2022-04-29T14:15:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/chip-deep-neural-network-storage-multi-level-envm-0</loc>
  <lastmod>2022-04-22T16:44:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/methods-and-infrastructure-era-accelerator-centric-architectures</loc>
  <lastmod>2022-04-29T14:31:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/flexgibbs-reconfigurable-parallel-gibbs-sampling-accelerator-structured-graphs</loc>
  <lastmod>2022-05-06T15:15:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/comprehensive-methodology-determine-optimal-coherence-interfaces-many</loc>
  <lastmod>2022-04-20T13:26:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/software-defined-accelerators-learning-tools-environment</loc>
  <lastmod>2022-04-20T14:22:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cross-stack-workload-characterization-deep-recommendation-systems-0</loc>
  <lastmod>2022-05-11T18:42:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/nvmexplorer-framework-cross-stack-comparisons-embedded-non-volatile-memories</loc>
  <lastmod>2022-05-05T15:33:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/zhuyi-perception-processing-rate-estimation-safety-autonomous-vehicles</loc>
  <lastmod>2022-05-04T19:53:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/omu-probabilistic-3d-occupancy-mapping-accelerator-real-time-octomap-edge</loc>
  <lastmod>2022-05-04T20:04:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/analyzing-and-improving-fault-tolerance-learning-based-navigation-systems</loc>
  <lastmod>2022-05-04T20:09:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/characterizing-scalability-graph-convolutional-networks-intel%C2%AE-piuma</loc>
  <lastmod>2023-03-24T19:48:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/mp-rec-hardware-software-co-design-enable-multi-path-recommendation</loc>
  <lastmod>2023-03-24T19:48:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/accelerating-bayesian-inference-structured-graphs-using-parallel-gibbs</loc>
  <lastmod>2022-05-06T15:14:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/demystifying-bayesian-inference-workloads</loc>
  <lastmod>2022-04-21T18:48:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-performance-and-portability-system-design-considerations-micro-air</loc>
  <lastmod>2022-04-28T13:02:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/pdf-gds-designing-robobee-soc</loc>
  <lastmod>2022-04-24T15:32:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/application-driven-design-exploration-dense-ferroelectric-embedded-non</loc>
  <lastmod>2022-05-04T19:00:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/goldeneye-platform-evaluating-emerging-numerical-data-formats-dnn-accelerators</loc>
  <lastmod>2022-08-05T19:37:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/ultra-low-power-system-sensor-network-applications</loc>
  <lastmod>2022-05-02T18:47:35+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/chipkit-agile-reusable-open-source-framework-rapid-test-chip-development-0</loc>
  <lastmod>2022-04-20T13:24:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/memti-optimizing-chip-nonvolatile-storage-visual-multitask-inference-edge</loc>
  <lastmod>2022-04-21T19:12:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/16-nm-always-dnn-processor-adaptive-clocking-and-multi-cycle-banked-srams</loc>
  <lastmod>2022-04-29T14:02:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/16nm-25mm2-soc-545x-flexibility-efficiency-range-dual-core-arm-cortex-a53</loc>
  <lastmod>2022-04-21T18:26:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/predicting-new-workload-or-cpu-performance-analyzing-public-datasets</loc>
  <lastmod>2022-04-21T19:20:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/wide-dynamic-range-sparse-fc-dnn-processor-multi-cycle-banked-sram-read-and</loc>
  <lastmod>2022-04-22T17:10:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/dnn-engine-28-nm-timing-error-tolerant-sparse-deep-neural-network-processor</loc>
  <lastmod>2022-04-22T16:34:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/smiv-16nm-soc-efficient-and-flexible-dnn-acceleration-intelligent-iot-devices</loc>
  <lastmod>2022-04-22T17:02:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/low-mass-power-electronics-unit-drive-piezoelectric-actuators-flying</loc>
  <lastmod>2022-04-22T16:36:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fully-integrated-battery-powered-system-chip-40-nm-cmos-closed-loop-control</loc>
  <lastmod>2022-04-29T14:33:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/16-core-voltage-stacked-system-adaptive-clocking-and-integrated-switched</loc>
  <lastmod>2022-04-29T14:35:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fully-integrated-reconfigurable-switched-capacitor-dc-dc-converter-four</loc>
  <lastmod>2022-04-29T14:46:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/measuring-code-optimization-impact-voltage-noise</loc>
  <lastmod>2022-04-26T17:55:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fully-integrated-3-level-dc-dc-converter-nanosecond-scale-dvfs</loc>
  <lastmod>2022-04-27T12:38:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/accelerator-store-shared-memory-framework-accelerator-based-systems</loc>
  <lastmod>2022-04-27T12:28:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/making-extraction-thread-level-parallelism-mainstream</loc>
  <lastmod>2022-04-27T12:50:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/shrink-fit-framework-flexible-accelerator-sizing</loc>
  <lastmod>2022-04-27T12:52:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/accelerator-based-wireless-sensor-network-processor-130-nm-cmos</loc>
  <lastmod>2022-04-27T16:51:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/voltage-noise-production-processors</loc>
  <lastmod>2022-04-27T17:20:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/automating-design-voltage-interpolation-address-process-variations</loc>
  <lastmod>2022-04-27T16:59:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/resilient-architectures-collaborative-design-maximizing-commodity-processor</loc>
  <lastmod>2022-04-27T17:18:35+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cpus-gpus-and-hybrid-computing</loc>
  <lastmod>2022-04-27T16:50:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/predicting-voltage-droops-using-recurring-program-and-microarchitectural-event</loc>
  <lastmod>2022-04-28T13:03:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/eliminating-voltage-emergencies-software-guided-code-transformations</loc>
  <lastmod>2022-04-28T12:57:49+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/can-subthreshold-and-near-threshold-circuits-go-mainstream</loc>
  <lastmod>2022-04-28T12:55:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/accelerator-store-framework-high-performance-low-power-accelerator-based</loc>
  <lastmod>2022-04-28T11:02:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/applied-inference-case-studies-microarchitectural-design</loc>
  <lastmod>2022-04-28T11:04:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/navigo-early-stage-model-study-power-contrained-architectures-and</loc>
  <lastmod>2022-04-28T14:11:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/voltage-noise-why-it%E2%80%99s-bad-and-what-do-about-it</loc>
  <lastmod>2022-04-28T14:23:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/energy-and-area-efficient-architectures-through-application-clustering-and</loc>
  <lastmod>2022-04-28T13:40:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/survey-hardware-systems-wireless-sensor-networks</loc>
  <lastmod>2022-04-29T13:23:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/replacing-6t-srams-3t1d-drams-l1-data-cache-combat-process-variability</loc>
  <lastmod>2022-04-29T13:14:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/application-specific-hardware-design-wireless-sensor-network-energy-and-delay</loc>
  <lastmod>2022-04-29T12:03:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/enabling-chip-switching-regulators-multi-core-processors-using-current</loc>
  <lastmod>2022-05-02T17:46:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/spatial-sampling-and-regression-strategies</loc>
  <lastmod>2022-05-02T18:18:48+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/process-variation-tolerant-register-files-based-dynamic-memories</loc>
  <lastmod>2022-05-02T18:10:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/statistical-inference-efficient-microarchitectural-analysis</loc>
  <lastmod>2022-05-02T18:26:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-thermal-and-reliability-modeling-nanometer-scale-microprocessors-0</loc>
  <lastmod>2022-05-02T18:00:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/dynamic-compiler-driven-control-microprocessor-energy-and-performance</loc>
  <lastmod>2022-05-03T18:38:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/statistically-rigorous-regression-modeling-microprocessor-design-space</loc>
  <lastmod>2022-05-03T19:36:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/regression-modeling-strategies-microarchitectural-performance-and-power</loc>
  <lastmod>2022-05-03T19:28:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/impact-thermal-constraints-multi-core-architectures</loc>
  <lastmod>2022-05-03T18:57:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/latency-adaptation-multiported-register-files-mitigate-impact-process</loc>
  <lastmod>2022-05-03T19:00:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/statistical-inference</loc>
  <lastmod>2020-11-03T15:20:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/wild-and-crazy-ideas-session-session-5-estimation-and-prediction-power-and</loc>
  <lastmod>2022-05-03T19:51:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/regression-modeling-strategies-parameter-space-exploration</loc>
  <lastmod>2022-05-03T19:32:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/effects-pipeline-complexity-smtcmp-power-performance-efficiency</loc>
  <lastmod>2022-05-03T20:06:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/highly-accurate-power-modeling-method-sram-structures-simple-circuit</loc>
  <lastmod>2020-11-03T15:29:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/case-microarchitectural-awareness-lifetime-reliability</loc>
  <lastmod>2020-11-04T14:45:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/high-level-power-modeling-and-analysis</loc>
  <lastmod>2022-05-04T12:46:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/integrated-analysis-power-and-performance-pipelined-microprocessors</loc>
  <lastmod>2022-05-04T12:48:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-performance-simulation-design-and-validation-strategies</loc>
  <lastmod>2022-05-04T12:56:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/evaluating-thermal-efficiency-smt-and-cmp-architectures</loc>
  <lastmod>2022-05-04T12:44:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/new-methodology-early-stage-microarchitecture-level-power-performance-analysis</loc>
  <lastmod>2022-05-04T13:15:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/early-stage-definition-lpx-low-power-issue-execute-processor</loc>
  <lastmod>2022-05-04T13:13:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/architecture-level-power-modeling-wattch</loc>
  <lastmod>2022-05-06T13:12:41+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/adaptive-issue-queue-reduced-power-high-performance</loc>
  <lastmod>2022-05-06T13:29:36+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-performance-modeling-and-tradeoff-analysis-high-end-microprocessor</loc>
  <lastmod>2022-05-06T14:49:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/live-runtime-power-measurements-foundation-evaluating-powerperformance</loc>
  <lastmod>2022-05-06T14:42:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/modeling-and-analyzing-cpu-power-and-performance-metrics-methods-and-0</loc>
  <lastmod>2022-05-06T14:47:48+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-aware-microarchitecture-design-and-modeling-challenges-next-generation</loc>
  <lastmod>2020-11-03T15:49:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/value-based-clock-gating-and-operation-packing-dynamic-strategies-improving</loc>
  <lastmod>2020-11-03T15:48:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/wattch-framework-architectural-level-power-analysis-and-optimizations-0</loc>
  <lastmod>2020-11-03T15:48:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-aware-architecture-studies-omgoing-work-princeton</loc>
  <lastmod>2022-05-06T15:00:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fully-digital-energy-efficient-adaptive-power-supply-regulator</loc>
  <lastmod>2022-05-06T14:54:32+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/variable-frequency-parallel-io-interface-adaptive-power-supply-regulation</loc>
  <lastmod>2020-11-04T15:32:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/adaptive-pam-4-5-gbs-backplane-transceiver-025-spl-mum-cmos</loc>
  <lastmod>2022-05-04T13:05:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-cmos-adaptive-bandwidth-plldlls-general-approach</loc>
  <lastmod>2020-11-03T16:36:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/analysis-pll-clock-jitter-high-speed-serial-links</loc>
  <lastmod>2020-11-03T15:43:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/wide-tracking-range-clock-and-data-recovery-circuit</loc>
  <lastmod>2022-04-29T13:27:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/highly-digital-mdll-based-clock-multiplier-leverages-self-scrambling-time</loc>
  <lastmod>2022-04-29T12:41:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/sub-picosecond-resolution-05%E2%80%9315-ghz-digital-phase-converter</loc>
  <lastmod>2022-04-29T13:21:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/8backslashbackslashtimesbackslash-5-gbs-parallel-receiver-collaborative-timing</loc>
  <lastmod>2022-04-28T13:18:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/equalizers-high-speed-serial-links</loc>
  <lastmod>2022-05-03T20:09:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fanout-4-inverter-delay-metric</loc>
  <lastmod>2022-05-06T15:02:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/high-throughput-maximum-posteriori-probability-detector</loc>
  <lastmod>2022-04-29T12:43:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/driving-high-voltage-piezoelectric-actuators-microrobotic-applications</loc>
  <lastmod>2022-04-27T12:33:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/helix-making-extraction-thread-level-parallelism-mainstream</loc>
  <lastmod>2022-04-27T12:46:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/measuring-code-optimization-impact-voltage-noise-0</loc>
  <lastmod>2022-04-26T17:54:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/flight-robobees</loc>
  <lastmod>2022-04-26T17:42:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-and-test-strategies-microarchitectural-postfabrication-0</loc>
  <lastmod>2022-04-29T12:33:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/simulated-annealing-based-adaptive-equaliser-die-variation-compensation</loc>
  <lastmod>2022-04-27T12:54:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/adc-based-backplane-receiver-design-space-exploration</loc>
  <lastmod>2022-04-26T17:36:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/aladdin-approach-accelerator-design-and-modeling</loc>
  <lastmod>2022-04-24T15:45:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/75-gss-flash-adc-and-1024-gss-time-interleaved-adc-backplane-receivers-65-nm</loc>
  <lastmod>2022-04-24T15:39:15+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/multilayer-laminated-piezoelectric-bending-actuators-design-and-manufacturing</loc>
  <lastmod>2022-04-24T12:13:15+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cloud-no-longer-silver-bullet-edge-rescue</loc>
  <lastmod>2022-04-22T16:31:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-and-evolution-deep-learning-workloads</loc>
  <lastmod>2022-04-23T21:56:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/area-efficient-8-bit-single-ended-adc-extended-input-voltage-range</loc>
  <lastmod>2022-04-29T14:30:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/automatically-accelerating-non-numerical-programs-architecture-compiler-co</loc>
  <lastmod>2022-04-23T21:47:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/accelerator-store</loc>
  <lastmod>2022-04-27T12:27:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cognitive-computing-safety-new-horizon-reliability</loc>
  <lastmod>2022-04-23T21:51:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/assisting-high-level-synthesis-improve-spmv-benchmark-through-dynamic</loc>
  <lastmod>2022-04-22T16:28:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/fully-cmos-multi-level-embedded-non-volatile-memory-devices-reliable-long-term</loc>
  <lastmod>2022-04-21T19:05:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/determining-optimal-coherency-interface-many-accelerator-socs-using-bayesian</loc>
  <lastmod>2022-04-21T18:52:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/adaptivfloat-floating-point-based-data-type-resilient-deep-learning-inference</loc>
  <lastmod>2022-04-21T18:29:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/mlperf-training-benchmark</loc>
  <lastmod>2022-04-21T19:18:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/binary-activation-multi-level-weight-rnn-and-training-algorithm-processing</loc>
  <lastmod>2022-04-21T18:33:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/smaug-end-end-full-stack-simulation-infrastructure-deep-learning-workloads</loc>
  <lastmod>2022-04-21T19:21:56+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/benchmarking-tpu-gpu-and-cpu-platforms-deep-learning-0</loc>
  <lastmod>2022-04-21T18:31:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/mlperf-industry-standard-benchmark-suite-machine-learning-performance</loc>
  <lastmod>2022-04-29T13:59:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/sky-not-limit-visual-performance-model-cyber-physical-co-design-autonomous</loc>
  <lastmod>2022-04-29T13:51:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cheetah-optimizations-and-methods-privacypreserving-inference-homomorphic</loc>
  <lastmod>2022-04-29T13:48:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cross-stack-workload-characterization-deep-recommendation-systems</loc>
  <lastmod>2022-04-20T13:28:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/recssd-near-data-processing-solid-state-drive-based-recommendation-inference</loc>
  <lastmod>2022-05-11T18:41:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/recpipe-co-designing-models-and-hardware-jointly-optimize-recommendation</loc>
  <lastmod>2022-05-11T18:41:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/efficiently-computing-nonlinear-activation-functions-secure-neural-network</loc>
  <lastmod>2022-05-04T19:38:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/gradient-disaggregation-breaking-privacy-federated-learning-reconstructing</loc>
  <lastmod>2022-05-04T12:27:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/precision-batching-bitserial-decomposition-efficient-neural-network-inference</loc>
  <lastmod>2022-05-02T19:43:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/quarl-quantization-sustainable-reinforcement-learning</loc>
  <lastmod>2022-05-04T19:39:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/frl-fi-transient-fault-analysis-federated-reinforcement-learning-based</loc>
  <lastmod>2022-05-04T20:00:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/mavfi-end-end-fault-analysis-framework-anomaly-detection-and-recovery-micro</loc>
  <lastmod>2022-05-04T20:14:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/learnings-hls-based-high-productivity-digital-vlsi-flow</loc>
  <lastmod>2022-05-05T12:41:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/specialized-accelerators-and-compiler-flows-replacing-accelerator-apis-formal</loc>
  <lastmod>2022-05-05T12:46:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/25mm2-soc-iot-devices-18ms-noise-robust-speech-text-latency-bayesian-speech</loc>
  <lastmod>2022-05-05T12:52:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/edgebert-sentence-level-energy-optimizations-latency-aware-multi-task-nlp</loc>
  <lastmod>2022-05-05T13:00:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/dsls-accelerator-rich-platform-implementations-addressing-mapping-gap</loc>
  <lastmod>2022-05-05T13:08:35+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/robomorphic-computing-design-methodology-domain-specific-accelerators</loc>
  <lastmod>2022-05-05T13:12:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/champvis-comparative-hierarchical-analysis-microarchitectural-performance</loc>
  <lastmod>2022-04-29T14:01:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/quantifying-latency-and-throughput-compromises-cmp-design</loc>
  <lastmod>2022-05-03T19:25:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/integrated-architectural-level-power-performance-modeling-toolkit</loc>
  <lastmod>2022-05-03T20:44:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/adaptive-event-guided-system-and-method-avoiding-voltage-emergencies</loc>
  <lastmod>2022-04-24T15:40:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/system-and-method-efficient-drive-capacitive-actuators-voltage-amplification</loc>
  <lastmod>2022-04-24T12:15:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/methods-and-apparatus-parallel-processing</loc>
  <lastmod>2020-11-03T16:01:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/cross-layer-modeling-framework-energy-efficient-resilience</loc>
  <lastmod>2022-04-25T14:55:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/soc-platform-architecture-mini-autonomous-drones</loc>
  <lastmod>2022-04-29T14:44:14+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/capacitor-reconfiguration-single-input-multi-output-switched-capacitor</loc>
  <lastmod>2020-11-03T15:46:32+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/voltage-regulator-integrated-semiconductor-chip</loc>
  <lastmod>2022-04-25T15:12:56+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/process-variation-tolerant-circuit-voltage-interpolation-and-variable-latency</loc>
  <lastmod>2022-04-29T13:12:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/device-and-method-hybrid-feedback-control-switch-capacitor-multi-unit-voltage</loc>
  <lastmod>2022-04-29T14:08:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/presentations/recpipe-co-designing-models-and-hw-jointly-optimize-recommendation-quality</loc>
  <lastmod>2022-05-12T16:33:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/presentations/chasing-carbon-elusive-environmental-footprint-computing</loc>
  <lastmod>2022-05-12T16:35:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/presentations/16nm-soc-noise-robust-speech-recognition-bayesian-denoising-and-attention</loc>
  <lastmod>2022-05-12T16:36:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/presentations/cross-stack-workload-characterization-deep-recommendation-systems</loc>
  <lastmod>2022-05-12T16:43:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/power-performance-and-power-swing-characterization-adaptive-microarchitectures</loc>
  <lastmod>2022-05-06T13:23:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/architectural-implications-embedding-dimension-during-gcn-cpu-and-gpu</loc>
  <lastmod>2022-11-28T16:20:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/design-and-modeling-power-efficient-computer-architectures</loc>
  <lastmod>2022-05-06T13:41:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications/energy-efficient-io-interface-design-adaptive-power-supply-regulation</loc>
  <lastmod>2022-05-06T14:40:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/news/test-news-item-1</loc>
  <lastmod>2020-11-22T19:44:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/news/test-news-item-2</loc>
  <lastmod>2020-11-22T19:49:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/event/hosting-2nd-personal-tutorial</loc>
  <lastmod>2022-04-20T19:28:15+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/event/hosted-inaugural-personal-tutorial</loc>
  <lastmod>2020-09-09T20:38:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/event/hosting-3rd-personal-tutorial</loc>
  <lastmod>2022-04-20T19:41:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/event/hosting-inaugural-personal-tutorial</loc>
  <lastmod>2022-04-20T19:47:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications</loc>
  <lastmod>2025-05-21T07:53:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/news</loc>
  <lastmod>2025-05-21T11:00:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/presentations</loc>
  <lastmod>2025-05-21T07:46:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people</loc>
  <lastmod>2025-05-21T08:14:48+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/classes</loc>
  <lastmod>2025-05-21T11:02:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/calendar</loc>
  <lastmod>2025-05-21T11:05:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/calendar/past_events</loc>
  <lastmod>2025-05-21T11:05:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/harvard-architecture-circuits-and-compilers</loc>
  <lastmod>2025-05-23T15:03:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/team</loc>
  <lastmod>2025-05-21T08:18:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/publications-0</loc>
  <lastmod>2020-09-03T17:53:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software-0</loc>
  <lastmod>2025-05-21T08:28:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/research</loc>
  <lastmod>2025-05-21T08:37:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/chip-gallery</loc>
  <lastmod>2025-05-23T15:08:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/gem5-aladdin</loc>
  <lastmod>2025-05-22T09:01:42+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/xiosim</loc>
  <lastmod>2025-05-22T09:06:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/aladdin</loc>
  <lastmod>2025-05-22T08:56:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/machsuite</loc>
  <lastmod>2025-05-22T09:04:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/wiica</loc>
  <lastmod>2025-05-22T09:06:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/ildjit</loc>
  <lastmod>2025-05-22T09:03:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/llvm-tracer</loc>
  <lastmod>2025-05-22T09:04:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/mcpat-cpu-models</loc>
  <lastmod>2025-05-22T09:05:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/bayessuite</loc>
  <lastmod>2025-05-22T08:58:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/gem5-aladdin-0</loc>
  <lastmod>2020-09-09T15:48:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/sponsors</loc>
  <lastmod>2020-09-18T20:42:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/news-events</loc>
  <lastmod>2025-05-21T07:48:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/join-us</loc>
  <lastmod>2025-05-23T15:11:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/speech-and-nlp</loc>
  <lastmod>2025-05-21T08:53:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/probabilistic-ai</loc>
  <lastmod>2025-05-21T08:50:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/recsys</loc>
  <lastmod>2025-05-21T08:51:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/heterogeneous-system-modeling-and-optimization</loc>
  <lastmod>2025-05-21T08:49:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/envm</loc>
  <lastmod>2025-05-21T08:53:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/privacy-preserving-machine-learning</loc>
  <lastmod>2025-05-21T08:49:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/agile-chip-building-craft-chipkit-chip-gallery</loc>
  <lastmod>2025-05-21T08:47:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/robobees-drones</loc>
  <lastmod>2025-05-21T08:52:14+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/climate-carbon</loc>
  <lastmod>2025-05-22T08:46:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/accelerator-discovery-and-programmability</loc>
  <lastmod>2025-05-22T08:46:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/ux</loc>
  <lastmod>2022-04-14T17:57:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/ux-progress</loc>
  <lastmod>2022-05-26T12:13:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/ux-site-map</loc>
  <lastmod>2022-05-10T20:08:14+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/ux-training</loc>
  <lastmod>2022-05-11T16:39:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/ux-tutorials</loc>
  <lastmod>2022-05-09T18:25:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/ux-tutorial-publications</loc>
  <lastmod>2023-04-20T20:53:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software-1</loc>
  <lastmod>2025-05-21T09:35:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/ares</loc>
  <lastmod>2025-05-22T08:56:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/champvis</loc>
  <lastmod>2025-05-22T08:59:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/deeprecsys</loc>
  <lastmod>2025-05-22T09:00:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/edgebert</loc>
  <lastmod>2025-05-22T09:00:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/fathom</loc>
  <lastmod>2025-05-22T09:01:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/flexasr</loc>
  <lastmod>2025-05-22T09:01:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/goldeneye</loc>
  <lastmod>2025-05-22T09:03:41+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/nvmexplorer</loc>
  <lastmod>2025-05-22T09:05:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/recpipe</loc>
  <lastmod>2025-05-22T09:05:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software/smaug</loc>
  <lastmod>2025-05-22T09:05:56+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/software</loc>
  <lastmod>2025-05-21T09:42:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/david-brooks</loc>
  <lastmod>2024-07-28T07:16:36+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/gu-yeon-wei</loc>
  <lastmod>2024-07-31T00:32:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/glenn-holloway</loc>
  <lastmod>2024-07-27T17:07:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/paul-whatmough</loc>
  <lastmod>2024-07-27T15:13:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/bob-adolf</loc>
  <lastmod>2024-07-26T17:22:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/yeongil-ko</loc>
  <lastmod>2024-07-28T02:44:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/samuel-hsia</loc>
  <lastmod>2024-07-28T01:00:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/simon-chaput</loc>
  <lastmod>2024-07-26T10:58:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/udit-gupta</loc>
  <lastmod>2024-07-28T05:22:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/thomas-hsea-ching-hsueh</loc>
  <lastmod>2024-07-28T00:40:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/siming-ma</loc>
  <lastmod>2024-07-28T00:23:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/saketh-rama</loc>
  <lastmod>2024-07-26T13:48:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/thierry-tambe</loc>
  <lastmod>2024-07-28T01:42:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/mark-wilkening</loc>
  <lastmod>2024-07-27T19:09:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/past-students</loc>
  <lastmod>2020-09-04T15:47:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/devashree-tripathy</loc>
  <lastmod>2024-07-27T18:44:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/sai-qian-zhang</loc>
  <lastmod>2024-07-27T17:07:42+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/chun-feng-wu</loc>
  <lastmod>2024-07-27T14:14:49+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/alex-hankin</loc>
  <lastmod>2024-07-27T17:23:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/jeff-zhang</loc>
  <lastmod>2024-07-26T10:36:41+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/abdulrahman-mahmoud</loc>
  <lastmod>2024-07-28T02:56:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/iulian-brumar</loc>
  <lastmod>2024-07-27T11:15:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/yuji-chai</loc>
  <lastmod>2024-07-28T17:46:48+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/yunho-jin</loc>
  <lastmod>2024-07-26T22:27:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/matt-adiletta</loc>
  <lastmod>2024-07-26T19:30:42+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/nestor-dario-cuevas</loc>
  <lastmod>2024-07-28T04:57:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/people/alicia-golden</loc>
  <lastmod>2024-05-23T17:15:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/algorithm-hardware-co-design-adaptive-floating-point-encodings-resilient-deep-learning</loc>
  <lastmod>2022-04-20T13:16:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/architectural-implications-facebooks-dnn-based-personalized-recommendation</loc>
  <lastmod>2022-04-20T13:18:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/cheetah-optimizations-and-methods-privacypreserving-inference-homomorphic-encryption</loc>
  <lastmod>2022-04-20T13:20:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/chipkit-agile-reusable-open-source-framework-rapid-test-chip-development</loc>
  <lastmod>2022-04-20T13:24:14+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/comprehensive-methodology-determine-optimal-coherence-interfaces-many-accelerator-socs</loc>
  <lastmod>2022-04-20T13:26:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/cross-stack-workload-characterization-deep-recommendation-systems</loc>
  <lastmod>2022-04-20T13:28:14+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/deeprecsys-system-optimizing-end-end-scale-neural-recommendation-inference</loc>
  <lastmod>2022-04-20T13:29:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/recnmp-accelerating-personalized-recommendation-near-memory-processing</loc>
  <lastmod>2022-04-20T14:12:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/software-defined-accelerators-learning-tools-environment</loc>
  <lastmod>2022-04-20T14:22:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/systematic-methodology-analysis-deep-learning-hardware-and-software-platforms</loc>
  <lastmod>2022-04-20T14:23:49+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/16nm-25mm2-soc-545x-flexibility-efficiency-range-dual-core-arm-cortex-a53-efpga-and-cache</loc>
  <lastmod>2022-04-21T18:09:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/accelerating-bayesian-inference-structured-graphs-using-parallel-gibbs-sampling</loc>
  <lastmod>2022-04-21T18:14:42+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/adaptivfloat-floating-point-based-data-type-resilient-deep-learning-inference</loc>
  <lastmod>2022-04-21T18:22:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/application-approximate-matrix-multiplication-neural-networks-and-distributed-slam</loc>
  <lastmod>2022-04-21T18:24:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/benchmarking-tpu-gpu-and-cpu-platforms-deep-learning</loc>
  <lastmod>2022-04-21T18:31:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/binary-activation-multi-level-weight-rnn-and-training-algorithm-processing-memory</loc>
  <lastmod>2022-04-21T18:33:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/demystifying-bayesian-inference-workloads</loc>
  <lastmod>2022-04-21T18:47:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/determining-optimal-coherency-interface-many-accelerator-socs-using-bayesian-optimization</loc>
  <lastmod>2022-04-21T18:52:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/flexgibbs-reconfigurable-parallel-gibbs-sampling-accelerator-structured-graphs</loc>
  <lastmod>2022-04-21T19:03:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fully-cmos-multi-level-embedded-non-volatile-memory-devices-reliable-long-term-retention</loc>
  <lastmod>2022-04-21T19:05:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/masr-modular-accelerator-sparse-rnns</loc>
  <lastmod>2022-04-21T19:07:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/maxnvm-maximizing-dnn-storage-density-and-inference-efficiency-sparse-encoding-and-error</loc>
  <lastmod>2022-04-21T19:10:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/memti-optimizing-chip-nonvolatile-storage-visual-multitask-inference-edge</loc>
  <lastmod>2022-04-21T19:12:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/mlperf-training-benchmark</loc>
  <lastmod>2022-04-21T19:13:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/predicting-new-workload-or-cpu-performance-analyzing-public-datasets</loc>
  <lastmod>2022-04-21T19:20:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/smaug-end-end-full-stack-simulation-infrastructure-deep-learning-workloads</loc>
  <lastmod>2022-04-21T19:21:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/ares-framework-quantifying-resilience-deep-neural-networks</loc>
  <lastmod>2022-04-22T15:30:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/assisting-high-level-synthesis-improve-spmv-benchmark-through-dynamic-dependence-analysis</loc>
  <lastmod>2022-04-22T16:28:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/cloud-no-longer-silver-bullet-edge-rescue</loc>
  <lastmod>2022-04-22T16:30:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/dnn-engine-28-nm-timing-error-tolerant-sparse-deep-neural-network-processor-iot</loc>
  <lastmod>2022-04-22T16:34:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/low-mass-power-electronics-unit-drive-piezoelectric-actuators-flying-microrobots</loc>
  <lastmod>2022-04-22T16:35:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/chip-deep-neural-network-storage-multi-level-envm</loc>
  <lastmod>2022-04-22T16:38:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/chip-deep-neural-network-storage-multi-level-envm-0</loc>
  <lastmod>2022-04-22T16:44:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/smiv-16nm-soc-efficient-and-flexible-dnn-acceleration-intelligent-iot-devices</loc>
  <lastmod>2022-04-22T16:57:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/weightless-lossy-weight-encoding-deep-neural-network-compression</loc>
  <lastmod>2022-04-22T17:05:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/wide-dynamic-range-sparse-fc-dnn-processor-multi-cycle-banked-sram-read-and-adaptive</loc>
  <lastmod>2022-04-22T17:10:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/143-28nm-soc-12-ghz-568njprediction-sparse-deep-neural-network-engine-01-timing-error-rate</loc>
  <lastmod>2022-04-23T21:29:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/28nm-soc-12ghz-568njprediction-sparse-deep-neural-network-engine-01-timing-error-rate</loc>
  <lastmod>2022-04-23T21:40:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/automatically-accelerating-non-numerical-programs-architecture-compiler-co-design</loc>
  <lastmod>2022-04-23T21:46:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/case-efficient-accelerator-design-space-exploration-bayesian-optimization</loc>
  <lastmod>2022-04-23T21:49:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/cognitive-computing-safety-new-horizon-reliability</loc>
  <lastmod>2022-04-23T21:51:35+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-and-evolution-deep-learning-workloads</loc>
  <lastmod>2022-04-23T21:55:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/dnn-engine-16nm-sub-uj-deep-neural-network-inference-accelerator-embedded-masses</loc>
  <lastmod>2022-04-23T21:58:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/ivory-early-stage-design-space-exploration-tool-integrated-voltage-regulators</loc>
  <lastmod>2022-04-23T22:04:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/mallacc-accelerating-memory-allocation</loc>
  <lastmod>2022-04-23T22:05:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/co-designing-accelerators-and-soc-interfaces-using-gem5-aladdin</loc>
  <lastmod>2022-04-24T12:02:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/designing-neural-network-hardware-accelerators-decoupled-objective-evaluations</loc>
  <lastmod>2022-04-24T12:03:49+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fathom-reference-workloads-modern-deep-learning-methods</loc>
  <lastmod>2022-04-24T12:05:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/minerva-enabling-low-power-highly-accurate-deep-neural-network-accelerators</loc>
  <lastmod>2022-04-24T12:10:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/multilayer-laminated-piezoelectric-bending-actuators-design-and-manufacturing-optimum</loc>
  <lastmod>2022-04-24T12:12:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/system-and-method-efficient-drive-capacitive-actuators-voltage-amplification</loc>
  <lastmod>2022-04-24T12:15:32+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/pdf-gds-designing-robobee-soc</loc>
  <lastmod>2022-04-24T15:31:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/75-gss-flash-adc-and-1024-gss-time-interleaved-adc-backplane-receivers-65-nm-cmos</loc>
  <lastmod>2022-04-24T15:39:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/adaptive-event-guided-system-and-method-avoiding-voltage-emergencies</loc>
  <lastmod>2022-04-24T15:40:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/aladdin-approach-accelerator-design-and-modeling</loc>
  <lastmod>2022-04-24T15:45:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/helix-relaxing-program-semantics-unleash-parallelization</loc>
  <lastmod>2022-04-24T15:48:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/machsuite-benchmarks-accelerator-design-and-customized-architectures</loc>
  <lastmod>2022-04-24T15:53:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-electronics-unit-drive-piezoelectric-actuators-flying-microrobots</loc>
  <lastmod>2022-04-25T14:39:36+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/profiling-warehouse-scale-computer</loc>
  <lastmod>2022-04-25T14:40:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/quantifying-sources-error-mcpat-and-potential-impacts-architectural-studies</loc>
  <lastmod>2022-04-25T14:42:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/toward-cache-friendly-hardware-accelerators</loc>
  <lastmod>2022-04-25T14:43:32+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/unified-cache-case-low-latency-communication</loc>
  <lastmod>2022-04-25T14:45:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/aladdin-pre-rtl-power-performance-accelerator-simulator-enabling-large-design-space</loc>
  <lastmod>2022-04-25T14:51:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/breaking-cyclic-multithreading-parallelization-xml-parsing</loc>
  <lastmod>2022-04-25T14:52:41+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/cross-layer-modeling-framework-energy-efficient-resilience</loc>
  <lastmod>2022-04-25T14:54:56+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/evaluating-adaptive-clocking-supply-noise-resilience-battery-powered-aerial-microrobotic</loc>
  <lastmod>2022-04-25T14:57:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/helix-rc-architecture-compiler-co-design-automatic-parallelization-irregular-programs</loc>
  <lastmod>2022-04-25T14:58:46+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/machsuite-benchmarks-accelerator-design-and-customized-architectures-0</loc>
  <lastmod>2022-04-25T14:59:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/multi-accelerator-system-development-shrinkfit-acceleration-framework</loc>
  <lastmod>2022-04-25T15:04:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/tradeoffs-between-power-management-and-tail-latency-warehouse-scale-applications</loc>
  <lastmod>2022-04-25T15:05:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/voltage-regulator-integrated-semiconductor-chip</loc>
  <lastmod>2022-04-25T15:10:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/recssd-near-data-processing-solid-state-drive-based-recommendation-inference</loc>
  <lastmod>2022-04-25T18:02:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/recpipe-co-designing-models-and-hardware-jointly-optimize-recommendation-quality-and</loc>
  <lastmod>2022-04-25T18:07:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/20uw-10mhz-relaxation-oscillator-adaptive-bias-and-fast-self-calibration-40nm-cmos-micro</loc>
  <lastmod>2022-04-26T17:29:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/adc-based-backplane-receiver-design-space-exploration</loc>
  <lastmod>2022-04-26T17:36:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/characterizing-and-evaluating-voltage-noise-multi-core-near-threshold-processors</loc>
  <lastmod>2022-04-26T17:37:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-and-analysis-integrated-driver-piezoelectric-actuators</loc>
  <lastmod>2022-04-26T17:38:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/energy-characterization-and-instruction-level-energy-model-intels-xeon-phi-processor</loc>
  <lastmod>2022-04-26T17:39:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/flight-robobees</loc>
  <lastmod>2022-04-26T17:41:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fully-integrated-battery-connected-switched-capacitor-41-voltage-regulator-70-peak</loc>
  <lastmod>2022-04-26T17:44:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/isa-independent-workload-characterization-and-its-implications-specialized-architectures</loc>
  <lastmod>2022-04-26T17:45:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/measuring-code-optimization-impact-voltage-noise</loc>
  <lastmod>2022-04-26T17:46:42+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/quantifying-acceleration-powerperformance-trade-offs-application-kernels-hardware</loc>
  <lastmod>2022-04-26T17:56:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/supply-noise-resilient-adaptive-clocking-battery-powered-aerial-microrobotic-system-chip</loc>
  <lastmod>2022-04-26T17:57:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/accelerator-store-shared-memory-framework-accelerator-based-systems</loc>
  <lastmod>2022-04-27T12:26:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/analytical-latency-throughput-model-future-power-constrained-multicore-processors</loc>
  <lastmod>2022-04-27T12:31:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/driving-high-voltage-piezoelectric-actuators-microrobotic-applications</loc>
  <lastmod>2022-04-27T12:33:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/evaluation-voltage-stacking-near-threshold-multicore-computing</loc>
  <lastmod>2022-04-27T12:36:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fully-integrated-3-level-dc-dc-converter-nanosecond-scale-dvfs</loc>
  <lastmod>2022-04-27T12:37:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/helix-automatic-parallelization-irregular-programs-chip-multiprocessing</loc>
  <lastmod>2022-04-27T12:39:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/helix-making-extraction-thread-level-parallelism-mainstream</loc>
  <lastmod>2022-04-27T12:46:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/helix-project-overview-and-directions</loc>
  <lastmod>2022-04-27T12:47:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/shrink-fit-framework-flexible-accelerator-sizing</loc>
  <lastmod>2022-04-27T12:52:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/simulated-annealing-based-adaptive-equaliser-die-variation-compensation</loc>
  <lastmod>2022-04-27T12:53:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/xiosim-power-performance-modeling-mobile-x86-cores</loc>
  <lastmod>2022-04-27T12:55:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/cpus-gpus-and-hybrid-computing</loc>
  <lastmod>2022-04-27T16:48:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/accelerator-based-wireless-sensor-network-processor-130-nm-cmos</loc>
  <lastmod>2022-04-27T16:51:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/achieving-uniform-performance-and-maximizing-throughput-presence-heterogeneity</loc>
  <lastmod>2022-04-27T16:53:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/alarms-project-hardwaresoftware-approach-addressing-parameter-variations</loc>
  <lastmod>2022-04-27T16:53:49+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/area-efficient-phase-calibration-16-ghz-multiphase-dll</loc>
  <lastmod>2022-04-27T16:57:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/automating-design-voltage-interpolation-address-process-variations</loc>
  <lastmod>2022-04-27T16:58:41+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-and-fabrication-ultralight-high-voltage-power-circuits-flapping-wing-robotic</loc>
  <lastmod>2022-04-27T17:01:13+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-considerations-adc-based-backplane-receivers</loc>
  <lastmod>2022-04-27T17:04:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/dimetrodon-processor-level-preventive-thermal-management-idle-cycle-injection</loc>
  <lastmod>2022-04-27T17:06:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fully-integrated-3-level-dcdc-converter-nanosecond-scale-dvs-fast-shunt-regulation</loc>
  <lastmod>2022-04-27T17:09:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/hardware-loop-optical-flow-sensing-robotic-bee</loc>
  <lastmod>2022-04-27T17:10:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/implementing-hybrid-sramedram-nuca-architecture</loc>
  <lastmod>2022-04-27T17:13:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/low-power-control-ic-efficient-high-voltage-piezoelectric-driving-flying-robotic-insect</loc>
  <lastmod>2022-04-27T17:13:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/resilient-architectures-collaborative-design-maximizing-commodity-processor-performance</loc>
  <lastmod>2022-04-27T17:18:32+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/voltage-noise-production-processors</loc>
  <lastmod>2022-04-27T17:20:14+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/accelerator-store-framework-high-performance-low-power-accelerator-based-systems</loc>
  <lastmod>2022-04-28T11:02:36+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/applied-inference-case-studies-microarchitectural-design</loc>
  <lastmod>2022-04-28T11:04:13+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/can-subthreshold-and-near-threshold-circuits-go-mainstream</loc>
  <lastmod>2022-04-28T12:55:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/eliminating-voltage-emergencies-software-guided-code-transformations</loc>
  <lastmod>2022-04-28T12:57:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/energetics-flapping-wing-robotic-insects-towards-autonomous-hovering-flight</loc>
  <lastmod>2022-04-28T12:59:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-performance-and-portability-system-design-considerations-micro-air-vehicle</loc>
  <lastmod>2022-04-28T13:01:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/predicting-voltage-droops-using-recurring-program-and-microarchitectural-event-activity</loc>
  <lastmod>2022-04-28T13:03:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/process-variation-tolerant-circuit-voltage-interpolation-and-variable-latency</loc>
  <lastmod>2022-04-29T12:50:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/voltage-smoothing-characterizing-and-mitigating-voltage-noise-production-processors</loc>
  <lastmod>2022-04-28T13:07:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/voltage-emergency-prediction-using-signatures-reduce-operating-margins</loc>
  <lastmod>2022-04-28T13:10:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/75-gss-38-enob-52-mw-flash-adc-clock-duty-cycle-control-65nm-cmos</loc>
  <lastmod>2022-04-28T13:13:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/8-times-5-gbs-parallel-receiver-collaborative-timing-recovery</loc>
  <lastmod>2022-04-28T13:18:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-and-test-strategies-microarchitectural-post-fabrication-tuning</loc>
  <lastmod>2022-04-28T13:19:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-bloom-filter-hardware-accelerator-ultra-low-power-systems</loc>
  <lastmod>2022-04-28T13:21:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-space-exploration-backplane-receivers-high-speed-adcs-and-digital-equalization</loc>
  <lastmod>2022-04-28T13:23:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/efficient-architectures-through-application-clustering-and-heterogeneity</loc>
  <lastmod>2022-04-28T13:26:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/empirical-performance-models-3t1d-memories</loc>
  <lastmod>2022-04-28T13:26:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/energy-and-area-efficient-architectures-through-application-clustering-and-architectural</loc>
  <lastmod>2022-04-28T13:40:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/event-guided-approach-reducing-voltage-noise-processors</loc>
  <lastmod>2022-04-28T14:02:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/milligram-scale-high-voltage-power-electronics-piezoelectric-microrobots</loc>
  <lastmod>2022-04-28T14:03:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/navigo-early-stage-model-study-power-contrained-architectures-and-specialization</loc>
  <lastmod>2022-04-28T14:11:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/place-and-route-considerations-voltage-interpolated-designs</loc>
  <lastmod>2022-04-28T14:14:11+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/software-assisted-hardware-reliability-abstracting-circuit-level-challenges-software-stack</loc>
  <lastmod>2022-04-28T14:15:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/thread-motion-fine-grained-power-management-multi-core-systems</loc>
  <lastmod>2022-04-28T14:18:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/tribeca-design-pvt-variations-local-recovery-and-fine-grained-adaptation</loc>
  <lastmod>2022-04-28T14:20:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/voltage-emergency-prediction-using-signatures-reduce-operating-margins-0</loc>
  <lastmod>2022-04-28T14:21:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/voltage-noise-why-its-bad-and-what-do-about-it</loc>
  <lastmod>2022-04-28T14:23:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/125-gbps-7-bit-transmit-dac-4-tap-lut-based-equalization-013-mm-cmos</loc>
  <lastmod>2022-04-29T11:58:48+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/8-x-5-gbs-source-synchronous-receiver-clock-generator-phase-error-correction</loc>
  <lastmod>2022-04-29T12:00:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/cprcomposableperformanceregressionforscalablemultiprocessormodelspdf</loc>
  <lastmod>2022-04-29T12:05:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/decor-delayed-commit-and-rollback-mechanism-handling-inductive-noise-processors</loc>
  <lastmod>2022-04-29T12:06:48+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-and-test-strategies-microarchitectural-postfabrication</loc>
  <lastmod>2022-04-29T12:33:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-low-power-short-distance-opto-electronic-transceiver-front-ends-scalable-supply</loc>
  <lastmod>2022-04-29T12:35:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/efficiency-trends-and-limits-comprehensive-microarchitectural-adaptivity</loc>
  <lastmod>2022-04-29T12:37:15+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/evaluation-voltage-interpolation-address-process-variations</loc>
  <lastmod>2022-04-29T12:39:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/highly-digital-mdll-based-clock-multiplier-leverages-self-scrambling-time-digital</loc>
  <lastmod>2022-04-29T12:41:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/high-throughput-maximum-posteriori-probability-detector</loc>
  <lastmod>2022-04-29T12:43:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/instruction-driven-clock-scheduling-glitch-mitigation</loc>
  <lastmod>2022-04-29T12:44:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/parallel-dynamic-compiler-cil-bytecode</loc>
  <lastmod>2022-04-29T12:46:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/process-variation-tolerant-floating-point-unit-voltage-interpolation-and-variable-latency</loc>
  <lastmod>2022-04-29T12:51:01+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/process-variation-tolerant-circuit-voltage-interpolation-and-variable-latency-0</loc>
  <lastmod>2022-04-29T13:09:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/replacing-6t-srams-3t1d-drams-l1-data-cache-combat-process-variability</loc>
  <lastmod>2022-04-29T13:14:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/review-actuation-and-power-electronics-options-flapping-wing-robotic-insects</loc>
  <lastmod>2022-04-29T13:15:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/revival-variation-tolerant-architecture-using-voltage-interpolation-and-variable-latency</loc>
  <lastmod>2022-04-29T13:17:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/roughness-microarchitectural-design-topologies-and-its-implications-optimization</loc>
  <lastmod>2022-04-29T13:18:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/sub-picosecond-resolution-05-15-ghz-digital-phase-converter</loc>
  <lastmod>2022-04-29T13:20:42+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/survey-hardware-systems-wireless-sensor-networks</loc>
  <lastmod>2022-04-29T13:23:14+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/system-design-considerations-sensor-network-applications</loc>
  <lastmod>2022-04-29T13:24:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/system-level-analysis-fast-core-dvfs-using-chip-switching-regulators</loc>
  <lastmod>2022-04-29T13:26:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/wide-tracking-range-clock-and-data-recovery-circuit</loc>
  <lastmod>2022-04-29T13:27:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/sky-not-limit-visual-performance-model-cyber-physical-co-design-autonomous-machines</loc>
  <lastmod>2022-04-29T13:50:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/scalable-bayesian-inference-accelerator-unsupervised-learning</loc>
  <lastmod>2022-04-29T13:55:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/3mm2-programmable-bayesian-inference-accelerator-unsupervised-machine-perception-using</loc>
  <lastmod>2022-04-29T13:58:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/mlperf-industry-standard-benchmark-suite-machine-learning-performance</loc>
  <lastmod>2022-04-29T13:59:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/champvis-comparative-hierarchical-analysis-microarchitectural-performance</loc>
  <lastmod>2022-04-29T14:00:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/16-nm-always-dnn-processor-adaptive-clocking-and-multi-cycle-banked-srams</loc>
  <lastmod>2022-04-29T14:02:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/device-and-method-hybrid-feedback-control-switch-capacitor-multi-unit-voltage-regulator</loc>
  <lastmod>2022-04-29T14:07:15+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/applications-deep-neural-networks-ultra-low-power-iot</loc>
  <lastmod>2022-04-29T14:14:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/very-low-voltage-vlv-design</loc>
  <lastmod>2022-04-29T14:14:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/sub-uj-deep-neural-networks-embedded-applications</loc>
  <lastmod>2022-04-29T14:27:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/area-efficient-8-bit-single-ended-adc-extended-input-voltage-range</loc>
  <lastmod>2022-04-29T14:29:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/methods-and-infrastructure-era-accelerator-centric-architectures</loc>
  <lastmod>2022-04-29T14:31:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fully-integrated-battery-powered-system-chip-40-nm-cmos-closed-loop-control-insect-scale</loc>
  <lastmod>2022-04-29T14:33:31+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/using-dynamic-dependence-analysis-improve-quality-high-level-synthesis-designs</loc>
  <lastmod>2022-04-29T14:34:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/16-core-voltage-stacked-system-adaptive-clocking-and-integrated-switched-capacitor-dc-dc</loc>
  <lastmod>2022-04-29T14:35:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/215-3-5v-input-100v-pp-output-577-mw-042-thd-n-highly-integrated-piezoelectric-actuator</loc>
  <lastmod>2022-04-29T14:40:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/soc-platform-architecture-mini-autonomous-drones</loc>
  <lastmod>2022-04-29T14:42:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fully-integrated-reconfigurable-switched-capacitor-dc-dc-converter-four-stacked-output</loc>
  <lastmod>2022-04-29T14:46:49+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/06v-all-digital-body-coupled-wakeup-transceiver-iot-applications</loc>
  <lastmod>2022-04-29T14:50:07+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/multi-chip-system-optimized-insect-scale-flapping-wing-robots</loc>
  <lastmod>2022-04-29T14:51:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/16-core-voltage-stacked-system-integrated-switched-capacitor-dc-dc-converter</loc>
  <lastmod>2022-04-29T14:53:56+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/architectural-power-models-sram-and-cam-structures-based-hybrid-analyticalempirical</loc>
  <lastmod>2022-05-02T17:38:44+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/bit-node-centric-architecture-low-density-parity-check-decoders</loc>
  <lastmod>2022-05-02T17:40:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/comprehensive-phase-transfer-model-delay-locked-loops</loc>
  <lastmod>2022-05-02T17:42:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/digitally-enhanced-phase-locking-circuits</loc>
  <lastmod>2022-05-02T17:43:59+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/illustrative-design-space-studies-microarchitectural-regression-models</loc>
  <lastmod>2022-05-02T17:47:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/illustrative-design-space-studies-microarchitectural-regression-models-0</loc>
  <lastmod>2022-05-02T17:50:36+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/low-jitter-16-ghz-multiplying-dll-utilizing-scrambling-time-digital-converter-and-digital</loc>
  <lastmod>2022-05-02T17:52:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/methods-inference-and-learning-performance-modeling-parallel-applications</loc>
  <lastmod>2022-05-02T17:54:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-thermal-and-reliability-modeling-nanometer-scale-microprocessors</loc>
  <lastmod>2022-05-02T18:00:05+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/process-variation-tolerant-3t1d-based-cache-architectures</loc>
  <lastmod>2022-05-02T18:03:36+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/process-variation-tolerant-register-files-based-dynamic-memories</loc>
  <lastmod>2022-05-02T18:04:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/process-variation-tolerant-register-files-based-dynamic-memories-0</loc>
  <lastmod>2022-05-02T18:08:42+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/serial-sum-product-architecture-low-density-parity-check-codes</loc>
  <lastmod>2022-05-02T18:13:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/spatial-sampling-and-regression-strategies</loc>
  <lastmod>2022-05-02T18:18:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/statistical-inference-efficient-microarchitectural-analysis</loc>
  <lastmod>2022-05-02T18:23:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/towards-software-approach-mitigate-voltage-emergencies</loc>
  <lastmod>2022-05-02T18:29:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/understanding-voltage-variations-chip-multiprocessors-using-distributed-power-delivery</loc>
  <lastmod>2022-05-02T18:42:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/ultra-low-power-system-sensor-network-applications</loc>
  <lastmod>2022-05-02T18:44:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/tabula-efficiently-computing-nonlinear-activation-functions-secure-neural-network</loc>
  <lastmod>2022-05-04T19:38:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/gradient-disaggregation-breaking-privacy-federated-learning-reconstructing-user</loc>
  <lastmod>2022-05-02T19:38:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/precision-batching-bitserial-decomposition-efficient-neural-network-inference-gpus</loc>
  <lastmod>2022-05-02T19:41:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/quarl-quantization-sustainable-reinforcement-learning</loc>
  <lastmod>2022-05-02T19:44:58+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/accurate-and-efficient-regression-modeling-microarchitectural-performance-and-power</loc>
  <lastmod>2022-05-03T18:06:37+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/architecture-and-circuit-techniques-low-throughput-energy-constrained-systems-across</loc>
  <lastmod>2022-05-03T18:15:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/cmp-design-space-exploration-subject-physical-constraints</loc>
  <lastmod>2022-05-03T18:19:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/impact-thermal-constraints-multi-core-architectures</loc>
  <lastmod>2022-05-03T18:54:32+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/latency-adaptation-multiported-register-files-mitigate-impact-process-variations</loc>
  <lastmod>2022-05-03T18:59:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/microarchitecture-parameter-selection-optimize-system-performance-under-process-variation</loc>
  <lastmod>2022-05-03T19:03:13+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/mitigating-impact-process-variations-processor-register-files-and-execution-units</loc>
  <lastmod>2022-05-03T19:05:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/pulsenet-parallel-flash-sampler-and-digital-processor-ic-optical-seti</loc>
  <lastmod>2022-05-03T19:20:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/quantifying-latency-and-throughput-compromises-cmp-design</loc>
  <lastmod>2022-05-03T19:22:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/regression-modeling-strategies-microarchitectural-performance-and-power-prediction</loc>
  <lastmod>2022-05-03T19:27:02+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/regression-modeling-strategies-parameter-space-exploration</loc>
  <lastmod>2022-05-03T19:30:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/statistically-rigorous-regression-modeling-microprocessor-design-space</loc>
  <lastmod>2022-05-03T19:35:35+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/wide-tracking-range-02-4gbps-clock-and-data-recovery-circuit</loc>
  <lastmod>2022-05-03T19:46:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/wild-and-crazy-ideas-session-session-5-estimation-and-prediction-power-and-performance</loc>
  <lastmod>2022-05-03T19:49:48+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/dynamic-compilation-framework-controlling-microprocessor-energy-and-performance</loc>
  <lastmod>2022-05-03T19:57:34+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/effects-pipeline-complexity-smtcmp-power-performance-efficiency</loc>
  <lastmod>2022-05-03T19:59:38+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/equalizers-high-speed-serial-links</loc>
  <lastmod>2022-05-03T20:07:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/exploring-design-space-power-aware-opto-electronic-networked-systems</loc>
  <lastmod>2022-05-03T20:16:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/performance-energy-and-thermal-considerations-smt-and-cmp-architectures</loc>
  <lastmod>2022-05-03T20:21:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-and-thermal-effects-sram-vs-latch-mux-design-styles-and-clock-gating-choices</loc>
  <lastmod>2022-05-03T20:22:33+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/ultra-low-power-system-architecture-sensor-network-applications</loc>
  <lastmod>2022-05-03T20:25:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/integrated-architectural-level-power-performance-modeling-toolkit</loc>
  <lastmod>2022-05-03T20:43:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/eliminating-voltage-emergencies-microarchitectural-voltage-control-feedback-and-dynamic</loc>
  <lastmod>2022-05-03T20:45:25+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/evaluating-techniques-exploiting-instruction-slack</loc>
  <lastmod>2022-05-04T12:42:17+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/evaluating-thermal-efficiency-smt-and-cmp-architectures</loc>
  <lastmod>2022-05-04T12:43:45+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/integrated-analysis-power-and-performance-pipelined-microprocessors</loc>
  <lastmod>2022-05-04T12:47:29+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/jitter-high-speed-serial-and-parallel-links</loc>
  <lastmod>2022-05-04T12:50:00+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/mixed-plldll-architecture-low-jitter-clock-generation</loc>
  <lastmod>2022-05-04T12:51:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/pipelined-parallel-architecture-high-throughput-map-detectors</loc>
  <lastmod>2022-05-04T12:53:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/portable-low-power-wireless-two-lead-ekg-system</loc>
  <lastmod>2022-05-04T12:55:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-performance-simulation-design-and-validation-strategies</loc>
  <lastmod>2022-05-04T12:56:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/tinybench-case-standardized-benchmark-suite-tinyos-based-wireless-sensor-network-devices</loc>
  <lastmod>2022-05-04T12:59:18+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/understanding-energy-efficiency-simultaneous-multithreading</loc>
  <lastmod>2022-05-04T13:00:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/adaptive-pam-4-5-gbs-backplane-transceiver-025-spl-mum-cmos</loc>
  <lastmod>2022-05-04T13:05:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/analysis-pll-clock-jitter-high-speed-serial-links</loc>
  <lastmod>2022-05-04T13:07:19+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/control-techniques-eliminate-voltage-emergencies-high-performance-processors</loc>
  <lastmod>2022-05-04T13:07:51+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-cmos-adaptive-bandwidth-plldlls-general-approach</loc>
  <lastmod>2022-05-04T13:10:20+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/early-stage-definition-lpx-low-power-issue-execute-processor</loc>
  <lastmod>2022-05-04T13:10:54+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/early-stage-definition-lpx-low-power-issue-execute-processor-0</loc>
  <lastmod>2022-05-04T13:12:40+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/new-methodology-early-stage-microarchitecture-level-power-performance-analysis</loc>
  <lastmod>2022-05-04T13:14:57+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/application-driven-design-exploration-dense-ferroelectric-embedded-non-volatile-memories</loc>
  <lastmod>2022-05-04T18:59:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/210901188pdf</loc>
  <lastmod>2022-05-04T19:04:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/frl-fi-transient-fault-analysis-federated-reinforcement-learning-based-navigation-systems</loc>
  <lastmod>2022-05-04T19:58:28+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/analyzing-and-improving-fault-tolerance-learning-based-navigation-systems</loc>
  <lastmod>2022-05-04T20:07:23+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/mavfi-end-end-fault-analysis-framework-anomaly-detection-and-recovery-micro-aerial</loc>
  <lastmod>2022-05-04T20:11:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/learnings-hls-based-high-productivity-digital-vlsi-flow</loc>
  <lastmod>2022-05-05T12:37:53+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/specialized-accelerators-and-compiler-flows-replacing-accelerator-apis-formal</loc>
  <lastmod>2022-05-05T12:43:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/25mm2-soc-iot-devices-18ms-noise-robust-speech-text-latency-bayesian-speech-denoising-and</loc>
  <lastmod>2022-05-05T12:49:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/edgebert-sentence-level-energy-optimizations-latency-aware-multi-task-nlp-inference</loc>
  <lastmod>2022-05-05T12:54:27+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/dsls-accelerator-rich-platform-implementations-addressing-mapping-gap</loc>
  <lastmod>2022-05-05T13:02:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/robomorphic-computing-design-methodology-domain-specific-accelerators-parameterized-robot</loc>
  <lastmod>2022-05-05T13:09:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/energy-efficient-design-high-speed-links</loc>
  <lastmod>2022-05-06T13:14:08+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/optimizing-pipelines-power-and-performance</loc>
  <lastmod>2022-05-06T13:17:24+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-efficient-issue-queue-design</loc>
  <lastmod>2022-05-06T13:20:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-performance-and-power-swing-characterization-adaptive-microarchitectures</loc>
  <lastmod>2022-05-06T13:21:48+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/adaptive-issue-queue-reduced-power-high-performance</loc>
  <lastmod>2022-05-06T13:28:36+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/circuit-level-implementation-adaptive-issue-queue-power-aware-microprocessors</loc>
  <lastmod>2022-05-06T13:31:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/design-and-modeling-power-efficient-computer-architectures</loc>
  <lastmod>2022-05-06T13:33:10+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/energy-efficient-io-interface-design-adaptive-power-supply-regulation</loc>
  <lastmod>2022-05-06T14:40:16+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/modeling-and-analyzing-cpu-power-and-performance-metrics-methods-and-abstractions</loc>
  <lastmod>2022-05-06T14:43:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/modeling-and-analyzing-cpu-power-and-performance-metrics-methods-and-abstractions-0</loc>
  <lastmod>2022-05-06T14:46:47+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-performance-modeling-and-tradeoff-analysis-high-end-microprocessor</loc>
  <lastmod>2022-05-06T14:48:43+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/dynamically-exploiting-narrow-width-operands-improve-processor-power-and-performance</loc>
  <lastmod>2022-05-06T14:52:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fully-digital-energy-efficient-adaptive-power-supply-regulator</loc>
  <lastmod>2022-05-06T14:54:26+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/implementing-application-specific-cache-coherence-protocols-configurable-hardware</loc>
  <lastmod>2022-05-06T14:55:55+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/power-aware-architecture-studies-omgoing-work-princeton</loc>
  <lastmod>2022-05-06T14:59:21+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/fanout-4-inverter-delay-metric</loc>
  <lastmod>2022-05-06T15:01:22+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/low-power-switching-power-supply-self-clocked-systems</loc>
  <lastmod>2022-05-06T15:04:39+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/seas-accessibility-vlsiarchdocx</loc>
  <lastmod>2022-05-11T14:05:04+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/seas-vlsiarch-tutorial-publicationspdf</loc>
  <lastmod>2022-05-11T16:39:50+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/efficiency-warehouse-scale-computers-datacenter-tax-study</loc>
  <lastmod>2022-05-25T17:17:52+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/high-efficiency-power-delivery-chip-multiprocessors-using-voltage-stacking</loc>
  <lastmod>2022-05-25T17:20:03+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/goldeneye-platform-evaluating-emerging-numerical-data-formats-dnn-accelerators</loc>
  <lastmod>2022-08-05T16:14:30+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/architectural-implications-embedding-dimension-during-gcn-cpu-and-gpu</loc>
  <lastmod>2022-11-28T16:18:09+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource/ispassgnncharacterizationonpiumapdf</loc>
  <lastmod>2023-03-24T19:40:06+00:00</lastmod>
  <priority>0.5</priority>
 </url>
 <url>
  <loc>https://vlsiarch.eecs.harvard.edu/resource-categories/document</loc>
  <lastmod>2025-05-16T07:37:12+00:00</lastmod>
  <priority>0.5</priority>
 </url>
</urlset>
