@conference {agrawal2011area,
	title = {Area efficient phase calibration of a 1.6 GHz multiphase DLL},
	booktitle = {2011 IEEE Custom Integrated Circuits Conference (CICC)},
	year = {2011},
	pages = {1{\textendash}4},
	publisher = {IEEE},
	organization = {IEEE},
	abstract = {This paper describes a digital calibration scheme that corrects for phase spacing errors in a multiphase clock generating delay-locked loop (DLL). The calibration scheme employs sub-sampling using a frequency-offset clock with respect to the DLL reference clock, to measure phase-offsets. The phase-correction circuit uses one digital-to-analog converter across eight variable-delay buffers to reduce the area consumption by 62\%. The test-chip, designed in a 130 nm CMOS process, demonstrates a 8-phase 1.6 GHz DLL with a worst-case phase error of 450 fs.},
	url = {https://doi.org/10.1109/CICC.2011.6055345},
	author = {Agrawal, Ankur and Hanumolu, Kumar and Gu  Wei}
}
@article {agrawal20098,
	title = {An 8$, times, $5 Gb/s Parallel Receiver With Collaborative Timing Recovery},
	journal = {IEEE Journal of Solid-State Circuits},
	volume = {44},
	year = {2009},
	pages = {3120{\textendash}3130},
	publisher = {IEEE},
	abstract = {This paper presents the design of an 8 channel, 5 \&amp; Gb/s per channel parallel receiver with collaborative timing recovery and no forwarded clock. The receiver architecture exploits synchrony in the transmitted data streams in a parallel interface and combines error information from multiple phase detectors in the receiver to produce one global synthesized clock. This collaborative timing recovery scheme enables wideband jitter tracking without increasing the dithering jitter in the synthesized clock. Circuit design techniques employed to implement this receiver architecture are discussed. Experimental results from a 130 nm CMOS test chip demonstrate the enhanced tracking bandwidth and lower dithering jitter of the recovered clock.},
	url = {https://doi.org/10.1109/JSSC.2009.2033399},
	author = {Agrawal, Ankur and Liu, Andrew and Hanumolu, Pavan Kumar and Gu-Yeon Wei}
}
@conference {agrawal20088,
	title = {A 8 x 5 Gb/s source-synchronous receiver with clock generator phase error correction},
	booktitle = {2008 IEEE Custom Integrated Circuits Conference},
	year = {2008},
	pages = {459{\textendash}462},
	publisher = {IEEE},
	organization = {IEEE},
	abstract = {This paper describes the design and implementation of a 8times5 Gb/s source-synchronous receiver in a 0.13 mum CMOS technology. The receiver employs a cascaded-DLL architecture that avoids filtering of the jitter on the received clock to enhance jitter tolerance bandwidth. A technique is proposed to correct phase spacing mismatch in DLLs that reduces the error standard deviations by more than 40\% and improves receiver timing margins.},
	url = {https://doi.org/10.1109/CICC.2008.4672120},
	author = {Agrawal, Ankur and Hanumolu, Pavan Kumar and Gu-Yeon Wei}
}
