@patent {liang2010process,
	title = {Process variation tolerant circuit with voltage interpolation and variable latency},
	year = {2010},
	note = {US Patent 7,667,497},
	edition = {United States of America},
	chapter = {US},
	abstract = {A circuit having dynamically controllable power. The circuit comprises a plurality of pipelined stages, each of the pipelined stages comprising two clocking domains, a plurality of switching circuits, each switching circuit being connected to one of the pipelined stages, first and second power sources connected to each of the plurality of pipelined stages through the switching circuits, the first power source supplying a first voltage and the second power source supplying a second voltage, wherein the first and second power sources each may be applied to a pipelined stage independently of other pipelined stages, first and second complementary clocks, and a plurality of latches connected to the first and second complementary clocks and to the plurality of pipelined stages for proving latch-based clocking to control the first and second clocking domains and to enable time-borrowing across the plurality of switching circuits. The first voltage differs from the second voltage and the plurality of pipelined stages interpolates between the first and second voltages to provide differing effective voltages between the first and second voltages.},
	url = {https://doi.org/10.1109/ISSCC.2008.4523228},
	author = {Xiaoyao Liang and David Brooks and Gu  Wei}
}
