@report {bosepower,
	title = {Power-Performance and Power Swing Characterization in Adaptive Microarchitectures},
	year = {2002},
	institution = {IBM Research},
	abstract = {In this paper, we present an analysis of some of the fundamental power-performance tradeoffs in processors that employ adaptive techniques to vary sizes, bandwidths, clock-gating modes and clock frequencies. Initial expectations are set using simple analytical reasoning models. Later, simulation-based data is presented in the context of a simple, low-power super scalar processor prototype (called LPX) that is currently under development as a test vehicle. There are three fundamental issues that we attempt to address in this paper: (a) Does dynamic adaptation - in clocking or microarchitectural resources - help extend the power-performance efficiency range of wider-issue superscalars ? (b) What factors of power and power-density reductions are within practical reach in future adaptive processors ? (c) Does the presence of dynamic adaptation modes cause unacceptably large, worst-case power (or current) swings in affected sub-units ?},
	url = {https://dominoweb.draco.res.ibm.com/5762e1ce48772a0285256b800057b82d.html},
	author = {Pradip Bose and David Brooks and Viji Srinivasan and Philip Emma}
}
